Megvii Engine Team
|
a85531dd0f
|
feat(mgb/opr): add tqt opr
GitOrigin-RevId: 49c62cd532
|
4 years ago |
Megvii Engine Team
|
c3a4b2225d
|
feat(dnn/cuda): add cutlass impls for fused convolution reformat operation
GitOrigin-RevId: 02ef559c3f
|
4 years ago |
Megvii Engine Team
|
5f44203d7b
|
feat(dnn/cuda): add a cutlass impl for fusing convolution and dimshuffle
GitOrigin-RevId: 3fc6faef01
|
4 years ago |
Megvii Engine Team
|
61f917fb8e
|
feat(dnn/cuda): add impl for fusing warp perspective and dimshuffle
GitOrigin-RevId: 51e025973f
|
4 years ago |
Megvii Engine Team
|
fc0fcd2f7f
|
chore(winograd): remove winograd transform code
GitOrigin-RevId: 78c3cfceae
|
4 years ago |
Megvii Engine Team
|
7e2b2dbffc
|
fix(dnn/test): delete large size in ARM_COMMON.FP32_GEVM
GitOrigin-RevId: 581ef43816
|
4 years ago |
Megvii Engine Team
|
3bf73ff16f
|
feat(dnn): add cuda preprocess fusion
GitOrigin-RevId: d789c99e59
|
4 years ago |
Megvii Engine Team
|
86cf7490ec
|
feat(dnn/aarch64): add quantizeds4 matmul int4x4x16_k8x8x8
GitOrigin-RevId: 7812900244
|
4 years ago |
Megvii Engine Team
|
142f31a875
|
perf(dnn/cuda): change conv_bias heu, prefer dnn chanwise impl, dislike dnn batch gemm conv1x1
GitOrigin-RevId: 323bf6073a
|
4 years ago |
Megvii Engine Team
|
98a74e4a7b
|
refactor(dnn): refactor opr proxy in test
GitOrigin-RevId: a1d8682e6f
|
4 years ago |
Megvii Engine Team
|
7066ad5ba6
|
feat(dnn): add uint16 support
GitOrigin-RevId: f4c4b1c7b9
|
4 years ago |
Megvii Engine Team
|
a1877ee0fa
|
refactor(dnn): refactor algo interface, use algoinfo instead of global algorithm
GitOrigin-RevId: 479718ac75
|
4 years ago |
Megvii Engine Team
|
6f5d0febf1
|
perf(dnn/cuda): enhance performance for pooling forward
GitOrigin-RevId: 55fb2a9b25
|
4 years ago |
Megvii Engine Team
|
0560a218af
|
chore(dnn/test): refactor megdnn arm_common test
GitOrigin-RevId: 4168910301
|
4 years ago |
Megvii Engine Team
|
6856ce9ce2
|
feat(dnn): support conv bias activation for nchw4 input tensor format and nchw output tensor format
GitOrigin-RevId: 29cd73f87b
|
4 years ago |
Megvii Engine Team
|
60c6d59fc9
|
feat(mbg/core): support bias preprocess in conv_bias
GitOrigin-RevId: d2e1e14d41
|
4 years ago |
Megvii Engine Team
|
1e71e0afe0
|
refactor(dnn): refactor deconv algo
GitOrigin-RevId: 422be792eb
|
4 years ago |
Megvii Engine Team
|
89ad33aeb3
|
feat(dnn/cuda): support weight preprocessing for cutlass algorithms
GitOrigin-RevId: 7b77579acd
|
4 years ago |
Megvii Engine Team
|
c03249c059
|
feat(dnn/opr): add megdnn fake quant opr
GitOrigin-RevId: 5a04b6da2f
|
4 years ago |
Megvii Engine Team
|
739f927c4c
|
feat(dnn/cuda): opt dp4a conv for small channel base on cutlass
GitOrigin-RevId: 2a74c35f27
|
4 years ago |
Megvii Engine Team
|
4aa277a203
|
refactor(dnn/cuda): misc
GitOrigin-RevId: 1f8f91a0cc
|
4 years ago |
Megvii Engine Team
|
e39f938662
|
refactor(dnn): remove ProfileCache and matmul algo in x86
GitOrigin-RevId: 55a700d747
|
4 years ago |
Megvii Engine Team
|
89303cd829
|
feat(megdnn/rocm): add bn for rocm backend
GitOrigin-RevId: 8bd49599b2
|
4 years ago |
Megvii Engine Team
|
aea829c9fa
|
feat(megdnn/rocm): add average inclusive mode for pooling
GitOrigin-RevId: 08162bd1fb
|
4 years ago |
Megvii Engine Team
|
ba66e1d039
|
feat(dnn): add nchw_fp32 nchw44_qint8 cuda dct
GitOrigin-RevId: 581e31fc20
|
4 years ago |
Megvii Engine Team
|
8764a6c8ff
|
feat(dnn/cuda): add volta dp4a int8 sass kernel
GitOrigin-RevId: 9fefd39678
|
4 years ago |
Megvii Engine Team
|
92b12685db
|
feat(dnn/aarch64): add aarch64 int8X8X16_mk4_k8x8x8 matmul, performance is better
GitOrigin-RevId: b6af21e8e3
|
4 years ago |
Megvii Engine Team
|
edb32495c6
|
feat(dnn/opr): add megdnn adaptive pooling opr
GitOrigin-RevId: 563ce65479
|
4 years ago |
Megvii Engine Team
|
310c805f20
|
fix(dnn/cuda): use kernel parameter instead of user constant memory
GitOrigin-RevId: 6080b24cc8
|
4 years ago |
Megvii Engine Team
|
3a03fa7a50
|
fix(dnn/cuda): disable pascal sass conv2d
GitOrigin-RevId: 385d066595
|
4 years ago |
Megvii Engine Team
|
a5fad7d07c
|
feat(dnn): add compile for riscv64
GitOrigin-RevId: fa0c163527
|
4 years ago |
Megvii Engine Team
|
76fa71573b
|
feat(dnn/cuda): add cutlass nchw4 convolution
GitOrigin-RevId: 93c9b212f4
|
4 years ago |
Megvii Engine Team
|
5b6ebeb563
|
fix(mgb): append json file for dump and ready for midout open source
GitOrigin-RevId: 71ae7f1f4a
|
4 years ago |
Megvii Engine Team
|
16324e3076
|
feat(dnn/cuda): add remap backward
GitOrigin-RevId: 1b1bcf5db3
|
5 years ago |
Megvii Engine Team
|
bd73dabbe2
|
fix(dnn/build): add CUDNN_INCLUDE_DIR to the megdnn_test target
GitOrigin-RevId: 49d8842dd4
|
4 years ago |
Megvii Engine Team
|
343335932a
|
fix(dnn/arm): fix read invalid data in arm kernel
GitOrigin-RevId: f1c4cae667
|
4 years ago |
Megvii Engine Team
|
6e882c1a86
|
feat(whl/imperative): compat for build python whl imperative and legacy runtime
GitOrigin-RevId: 7f6629ae1f
|
4 years ago |
Megvii Engine Team
|
7f857bd471
|
feat(mgb/rocm): add cmake for rocm and fix compile errors and bn
GitOrigin-RevId: c73ed4adc3
|
4 years ago |
Megvii Engine Team
|
9510136223
|
fix(mgb/rocm): remove begin-internal of rocm
GitOrigin-RevId: 1523833fcb
|
4 years ago |
Megvii Engine Team
|
0380811218
|
feat(dnn/arm_common): add nchw44 8x8x16 stride1 stride2
2x2 3x3 5x5 7x7 directconv
GitOrigin-RevId: 3710182af1
|
4 years ago |
Megvii Engine Team
|
00ef677249
|
fix(mgb): remove internal for cambricon and atlas
GitOrigin-RevId: 861e349eb4
|
4 years ago |
Megvii Engine Team
|
aeffcd5897
|
feat(dnn/cuda): integrate cutlass nchw32 tensorcore convolution
GitOrigin-RevId: 9d6c48ed99
|
4 years ago |
Megvii Engine Team
|
6e70fa7a11
|
feat(dnn/arm): add fp32 asm gemm for a53 a55 and i8i8i16 gemm for a72 a53
GitOrigin-RevId: a049c33f2b
|
4 years ago |
Megvii Engine Team
|
b778d22523
|
feat(mgb/fallback): add conv1x1_gemv, conv1x1 and im2col 8x8x16/8x8x32 support bias
GitOrigin-RevId: 3d97fedc8f
|
4 years ago |
Megvii Engine Team
|
c357db0134
|
feat(mgb/arm_common): add 8x8x16 nchw44 max pooling
GitOrigin-RevId: ed460adb7a
|
4 years ago |
Megvii Engine Team
|
7f5f375fda
|
feat(dnn/arm): add armv7 nchw_nchw44 3x3s2 asm kernel
GitOrigin-RevId: 50ce91e41d
|
4 years ago |
Megvii Engine Team
|
3931099ea7
|
fix(dnn/test): fix nchw_nchw44 i8i8i16 benchmark
GitOrigin-RevId: 6a68030fbf
|
4 years ago |
Megvii Engine Team
|
bcf5691ddf
|
feat(dnn/arm): add nchw_nchw44 i8i8i16 2x2 3x3 5x5 7x7 s1 s2 conv
GitOrigin-RevId: 8ef1541665
|
4 years ago |
Megvii Engine Team
|
c7b6ef35c1
|
feat(dnn/cuda): add warp perspective backward mat idx
GitOrigin-RevId: b4b494bb69
|
5 years ago |
Megvii Engine Team
|
a773d07678
|
feat(dnn/arm_common): add nchw44 8x8x16 channel wise conv
stride1 2x2 3x3 5x5 stride2 2x2 3x3 5x5
GitOrigin-RevId: 43d76311c2
|
4 years ago |