Megvii Engine Team
|
4a178a8dba
|
feat(windows/cuda/cmake): support cmake cuda build on windows
GitOrigin-RevId: 4d9832e559
|
4 years ago |
Megvii Engine Team
|
6aade1336d
|
fix(dnn/fallback): disable im2col/conv1x1/conv1x1_gemv Quantized8Asymm in x86
GitOrigin-RevId: b094634254
|
4 years ago |
Megvii Engine Team
|
56381f808b
|
fix(dnn/arm): use vcvtq_f32_s32 for all arm code
GitOrigin-RevId: 27effe7d24
|
4 years ago |
Megvii Engine Team
|
1173205726
|
fix(gopt): nchw_nchwxx useable and opt pass use nchw_nchwxx_valid
GitOrigin-RevId: 60942aca5b
|
4 years ago |
Megvii Engine Team
|
eb18eba87d
|
fix(gopt): fix nchw44 nchw44_dot gopt test
GitOrigin-RevId: 06b38dcd30
|
4 years ago |
Megvii Engine Team
|
40e79e9dab
|
fix(dnn/x86): fix x86 matrix usable ignore format
GitOrigin-RevId: 40fe508aca
|
4 years ago |
Megvii Engine Team
|
2272abe18d
|
fix(mgb/fallback): disable nchw44 in conv1x1 and im2col in x86
GitOrigin-RevId: 603d2eb94a
|
4 years ago |
Megvii Engine Team
|
230ab45a1e
|
fix(mgb/naive): fix naive convolution no dispatch kernel in handle
GitOrigin-RevId: 4038fe23a4
|
4 years ago |
Megvii Engine Team
|
6e70fa7a11
|
feat(dnn/arm): add fp32 asm gemm for a53 a55 and i8i8i16 gemm for a72 a53
GitOrigin-RevId: a049c33f2b
|
4 years ago |
Megvii Engine Team
|
dbaf84b0ef
|
feat(imperative): add cond_take opr
GitOrigin-RevId: 5272e6fa71
|
4 years ago |
Megvii Engine Team
|
df356635b7
|
fix(mgb/fallback): delete im2col duplicate code and fix nchw44 usable
GitOrigin-RevId: 1aa250e9e7
|
4 years ago |
Megvii Engine Team
|
4a2270834f
|
fix(mgb/fallback): fix conv1x1 and conv1x1_gemv nchw44 usable
GitOrigin-RevId: 90aa75d51e
|
4 years ago |
Megvii Engine Team
|
b778d22523
|
feat(mgb/fallback): add conv1x1_gemv, conv1x1 and im2col 8x8x16/8x8x32 support bias
GitOrigin-RevId: 3d97fedc8f
|
4 years ago |
Megvii Engine Team
|
c357db0134
|
feat(mgb/arm_common): add 8x8x16 nchw44 max pooling
GitOrigin-RevId: ed460adb7a
|
4 years ago |
Megvii Engine Team
|
7f5f375fda
|
feat(dnn/arm): add armv7 nchw_nchw44 3x3s2 asm kernel
GitOrigin-RevId: 50ce91e41d
|
4 years ago |
Megvii Engine Team
|
96ec586d28
|
fix(dnn): fix bool cvt
GitOrigin-RevId: 2f883dcbe0
|
4 years ago |
Megvii Engine Team
|
ff60fdb82d
|
feat(dnn): add bool type cvt on gpu
GitOrigin-RevId: ab0fecf368
|
4 years ago |
Megvii Engine Team
|
bcf5691ddf
|
feat(dnn/arm): add nchw_nchw44 i8i8i16 2x2 3x3 5x5 7x7 s1 s2 conv
GitOrigin-RevId: 8ef1541665
|
4 years ago |
Megvii Engine Team
|
c7b6ef35c1
|
feat(dnn/cuda): add warp perspective backward mat idx
GitOrigin-RevId: b4b494bb69
|
5 years ago |
Megvii Engine Team
|
a773d07678
|
feat(dnn/arm_common): add nchw44 8x8x16 channel wise conv
stride1 2x2 3x3 5x5 stride2 2x2 3x3 5x5
GitOrigin-RevId: 43d76311c2
|
4 years ago |
Megvii Engine Team
|
e258812f12
|
feat(dnn): add bool dtype
GitOrigin-RevId: 98c8a092b4
|
4 years ago |
Megvii Engine Team
|
6bcc6faec8
|
feat(mge/imperative/opr): modify batch_norm to support frozen BN
fix(mge/imperative): cmake uses MGE_BUILD_IMPERATIVE_RT flag
GitOrigin-RevId: 8ea21af9da
|
4 years ago |
Megvii Engine Team
|
7ca3d579db
|
feat(dnn): make mk4 and mk8 matmul for winograd both on aarch64 and armv7 supports n=1
GitOrigin-RevId: 0f64b9f70f
|
4 years ago |
Megvii Engine Team
|
f6018422fd
|
perf(dnn/arm_common): add nchw44 winograd f73
GitOrigin-RevId: 8ed98ab85b
|
5 years ago |
Megvii Engine Team
|
e1e56988cd
|
feat(dnn/fallback): add conv1x1 filter preprocess funciton
GitOrigin-RevId: 4bd109f2da
|
5 years ago |
Megvii Engine Team
|
e05c795b45
|
refactor(dnn/arm): refactor direct algo in algo selection
GitOrigin-RevId: d195f44dec
|
4 years ago |
Megvii Engine Team
|
324af87807
|
feat(dnn/arm): add cpuinfo runtime check for x86 and arm
GitOrigin-RevId: c2020a344e
|
4 years ago |
Megvii Engine Team
|
edd7e16701
|
feat(dnn/fallback): add im2col filterpreprocess function
GitOrigin-RevId: 61c54ad258
|
5 years ago |
Megvii Engine Team
|
eed54081ab
|
feat(dnn/arm): add armv7 mk4 i8i8i16 gemm, optimized for A7
GitOrigin-RevId: d2f8290a8d
|
4 years ago |
Megvii Engine Team
|
9c475fff17
|
fix(dnn/fallback): delete ConvBias* opr param of conv_bias algo
GitOrigin-RevId: ee5a6874fb
|
5 years ago |
Megvii Engine Team
|
4d56371e0b
|
refactor(dnn/arm): split arm direct kernel to cut compile time
GitOrigin-RevId: b06fba83eb
|
5 years ago |
Megvii Engine Team
|
fc1ce273b7
|
fix(dnn/cuda): fix elemwise add cuda int8 bcast
GitOrigin-RevId: 568b60e8c9
|
4 years ago |
Megvii Engine Team
|
57bc36575f
|
style(dnn/cuda): format cuda elemwise code
GitOrigin-RevId: 246755ce20
|
4 years ago |
Megvii Engine Team
|
09eaa398d1
|
fix(mgb/dnn): fix case fallthrough compile error for gcc7
GitOrigin-RevId: ab6c9644da
|
4 years ago |
Megvii Engine Team
|
fff2cdc7bb
|
feat(dnn/fallback): add winograd weight preprocess
GitOrigin-RevId: 4741298e44
|
5 years ago |
Megvii Engine Team
|
d37229fa02
|
feat(dnn): optimize f23 and f63 nchw44 winograd
GitOrigin-RevId: 8569c9dfc6
|
5 years ago |
Megvii Engine Team
|
3bd8ef3589
|
feat(mgb/compnode): add atlas compnode
GitOrigin-RevId: 19f3c33003
|
5 years ago |
Megvii Engine Team
|
1e576e321b
|
feat(dnn/aarch64-arm_common): add mat_idx warppespective for aarch64/arm_common/naive
GitOrigin-RevId: 9eb0cdda5c
|
5 years ago |
Megvii Engine Team
|
714cb232bb
|
feat(dnn): add gemv supports in conv1x1 for NCHW44 and NCHW44_DOT(aarch64 binary size grows 2KB)
GitOrigin-RevId: f8b6d7a1b7
|
5 years ago |
Megvii Engine Team
|
b8b000db3b
|
feat(dnn/fallback): fix fallback interface of weight preprocess
GitOrigin-RevId: ca860f487e
|
5 years ago |
Megvii Engine Team
|
845f42a38b
|
fix(midout/naive/warp_perspective): fix Template Functions instantiation
GitOrigin-RevId: c487f3663d
|
5 years ago |
Megvii Engine Team
|
763b57add7
|
fix(dnn/cuda): fix INTMAX overflow in warp_perspective_cuda
GitOrigin-RevId: d7354e74e2
|
5 years ago |
Megvii Engine Team
|
2e6e570dfe
|
feat(dnn/fallback): add armv7 im2col mk4-dot int8 and
nchw44 float 3x3 s2 fuse packb speed up about 10%
GitOrigin-RevId: 3f864cef1d
|
5 years ago |
Megvii Engine Team
|
1adb262ad4
|
fix(dnn/naive): fix midout for pooling
GitOrigin-RevId: 4edd99f3ec
|
5 years ago |
Megvii Engine Team
|
32d7f25b19
|
fix(dnn/naive): fix midout for relayout_format
GitOrigin-RevId: 6ff9e2280e
|
5 years ago |
Megvii Engine Team
|
486cbdea8b
|
fix(mgb/opt): nchw to nchw4 pass suppport ic less than 4
GitOrigin-RevId: a3c205f38f
|
5 years ago |
Megvii Engine Team
|
1c3d1f8602
|
fix(dnn): fix Image2DPack4TensorFormat check
GitOrigin-RevId: b9a8ae4e1a
|
5 years ago |
Megvii Engine Team
|
7886ff9af0
|
feat(dnn): add relayout_format for nchw to nchw4 and ic <=4
GitOrigin-RevId: 07f2ee6c5b
|
5 years ago |
Megvii Engine Team
|
1630a635d1
|
fix(dnn/native): also fix native logic
GitOrigin-RevId: a80f090271
|
5 years ago |
Megvii Engine Team
|
6078187e32
|
fix(dnn/cuda): fix indexing logic in psroi_pooling
a variable relating to indexing was not computed correctly
GitOrigin-RevId: 548c8f3f14
|
5 years ago |